Part Number Hot Search : 
7824ACT FDB9403 INA13307 85Z1K IFR6015 TLE494 68HC1 2SK2139
Product Description
Full Text Search
 

To Download SY56034AR Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 SY56034AR
Low Voltage 1.2V/1.8V/2.5V 2:6 MUX with Crosspoint Capability 5GHz/6.4Gbps
General Description
The SY56034AR is a fully differential, low voltage 1.2V/1.8V/2.5V CML 2:6 (2+4) MUX with crosspoint capability. The SY56034AR can process clock signals as fast as 5GHz or data patterns up to 6.4Gbps. The differential input includes Micrel's unique, 3-pin input termination architecture that interfaces to LVPECL, LVDS or CML differential signals as small as 100mV (200mVpp) without any level-shifting or termination resistor networks in the signal path. For AC-coupled input interface applications, an internal voltage reference is provided to bias the VT pin. The outputs are 400mV CML, with extremely fast rise/fall times guaranteed to be less than 80ps. The SY56034AR operates from a 2.5V 5% core supply and a 1.2V/1.8V/2.5V 5% output supply and is guaranteed over the full industrial temperature range (-40C to +85C). The SY56034AR is part of (R) Micrel's high-speed, Precision Edge product line. Datasheets and support documentation can be found on Micrel's web site at: www.micrel.com.
Precision Edge
(R)
Features
* 1.2V/1.8V/2.5V CML 2:6 (2+4) MUX with Crosspoint Capability * Guaranteed AC performance over temperature and voltage: - DC-to- > 6.4Gbps throughput - <300ps propagation delay (IN-to-Q) - <25ps Output skew - <80ps rise/fall times * Ultra-low jitter design - <1psRMS cycle-to-cycle jitter - <10psPP total jitter - <1psRMS random jitter - <10psPP deterministic jitter * High-speed CML outputs * 2.5V 5% , 1.2V/1.8V/2.5V 5% power supply operation * Industrial temperature range: -40C to +85C (R) * Available in 32-pin MLF package
Functional Block Diagram
Applications
* * * * Data Distribution: OC-48, OC-48+FEC SONET clock and data distribution Fibre Channel clock and data distribution Gigabit Ethernet clock and data distribution
Markets
* * * * * * *
Precision Edge is a registered trademark of Micrel, Inc. MLF and MicroLeadFrame are registered trademarks of Amkor Technology. Micrel Inc. * 2180 Fortune Drive * San Jose, CA 95131 * USA * tel +1 (408) 944-0800 * fax + 1 (408) 474-1000 * http://www.micrel.com
Storage ATE Test and measurement Enterprise networking equipment High-end servers Access Metro area network equipment
September 2008
M9999-093008-A hbwhelp@micrel.com or (408) 955-1690
Micrel, Inc.
SY56034AR
Ordering Information(1)
Part Number SY56034ARMG SY56034ARMGTR
Notes: 1. Contact factory for die availability. Dice are guaranteed at TA = 25C, DC Electricals only. 2. Tape and Reel.
(2)
Package Type MLF-32 MLF-32
Operating Range Industrial Industrial
Package Marking 56034AR with Pb-Free bar-line indicator 56034AR with Pb-Free bar-line indicator
Lead Finish NiPdAu Pb-Free NiPdAu Pb-Free
Pin Configuration
32-Pin MLF (MLF -32)
(R)
(R)
Truth Table
SEL0 L L H H SEL1 L H L H Bank1 IN0 IN0 IN1 IN1 Bank2 IN0 IN1 IN0 IN1
September 2008
2
M9999-093008-A hbwhelp@micrel.com or (408) 955-1690
Micrel, Inc.
SY56034AR
Pin Description
Pin Number 2,3 6,7 1 8 Pin Name IN0, /IN0 IN1,/IN1 VT0 VT1 Pin Function Differential Inputs: These input pairs are the differential signal inputs to the device. They accept differential signals as small as 100mV (200mVPP). Each input pin internally terminates with 50 to the VT pin. Input Termination Center-Tap: Each side of the differential input pair terminates to a VT pin. This pin provides a center-tap to a termination network for maximum interface flexibility. An internal high impedance resistor divider biases VT to allow input AC-coupling. For AC-coupling, bypass VT with a 0.1F low ESR capacitor to VCC. See "Interface Applications" subsection and Figure 2a. These single-ended TTL/CMOS-compatible inputs select the inputs to the crosspoint switch. Note that each of these inputs is internally connected to a 25k pull-up resistor and will default to a logic HIGH state if left open. Positive Power Supply: Bypass with 0.1F//0.01F low ESR capacitors as close to the VCC pin as possible. Supplies input and core circuitry. Output Supply: Bypass with 0.1F//0.01F low ESR capacitors as close to the VCCO pins as possible. Supplies the output buffer. Ground: Exposed pad must be connected to a ground plane that is the same potential as the ground pin. CML Differential Output Pairs: Differential buffered copy of the selected input signal. The output swing is typically 390mV. See "Interface Applications" subsection for termination information. Output pairs Q0 to Q3 belong to Bank 1. Q4 and Q5 belong to Bank 2.
4 5 10, 31 11,16,18, 23,25,30 9,17,24,32 29,28 27,26 22,21 20,19 15,14 13,12
SEL0 SEL1 VCC VCCO GND, Exposed pad Q0, /Q0 Q1, /Q1 Q2, /Q2 Q3, /Q3 Q4, /Q4 Q5, /Q5
September 2008
3
M9999-093008-A hbwhelp@micrel.com or (408) 955-1690
Micrel, Inc.
SY56034AR
Absolute Maximum Ratings(1)
Supply Voltage (VCC) ............................... -0.5V to +3.0V Supply Voltage (VCCO) ............................. -0.5V to +2.7V VCC - VCCO ...............................................................<1.8V VCCO - VCC ...............................................................<0.5V Input Voltage (VIN) ............................-0.5V to VCC + 0.5V CML Output Voltage (VOUT) ................0.6V to VCCO+0.5V Current (VT) Source or sink current on VT pin .................100mA Input Current Source or sink current on (IN, /IN) .................50mA Maximum operating Junction Temperature .......... 125C Lead Temperature (soldering, 20sec.) .................. 260C Storage Temperature (Ts) ....................-65C to +150C
Operating Ratings(2)
Supply Voltage (VCC) ..........................2.375V to 2.625V (VCCO) ..........................1.14V to 2.625V Ambient Temperature (TA) ................... -40C to +85C (3) Package Thermal Resistance (R) MLF Still-air (JA) ............................................ 50C/W Junction-to-board (JB) ......................... 20C/W
DC Electrical Characteristics(4)
TA = -40C to +85C, unless otherwise stated.
Symbol VCC Parameter Power Supply Voltage Range Condition VCC VCCO VCCO VCCO Max. VCC No Load. Max VCCO 45 90 IN, /IN VIL with VIH = 1.2V IN, /IN VIL with VIH = 1.14V (1.2V-5%) see Figure 3a see Figure 3b 1.2 0.2 1.14 0.66 0.1 0.2 Min 2.375 1.14 1.7 2.375 Typ 2.5 1.2 1.8 2.5 100 96 50 100 Max 2.625 1.26 1.9 2.625 140 126 55 110 VCC VIH-0.1 VCC VIH-0.1 1.0 2.0 1.28 Units V V V V mA mA V V V V V V V
ICC ICCO RIN RDIFF_IN VIH VIL VIH VIL VIN VDIFF_IN VT_IN
Notes:
Power Supply Current Power Supply Current Input Resistance (IN-to-VT, /IN-to-VT ) Differential Input Resistance (IN-to-/IN) Input HIGH Voltage (IN, /IN) Input LOW Voltage (IN, /IN) Input HIGH Voltage (IN, /IN) Input LOW Voltage (IN, /IN) Input Voltage Swing (IN, /IN) Differential Input Voltage Swing (|IN - /IN|) Voltage from Input to VT
1. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability. 2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings. 3. Package thermal resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential on the PCB. JB and JA values are determined for a 4-layer board in still-air number, unless otherwise stated. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. 4. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.
September 2008
4
M9999-093008-A hbwhelp@micrel.com or (408) 955-1690
Micrel, Inc.
SY56034AR
CML Outputs DC Electrical Characteristics(5)
VCCO = 1.14V to 1.26V, RL = 50 to VCCO, VCCO = 1.7V to 1.9V, 2.375V to 2.625V, RL = 50 to VCCO or 100 across the outputs. VCC = 2.375V to 2.625V. TA = -40C to +85C, unless otherwise stated.
Symbol VOH VOUT VDIFF_OUT ROUT Parameter Output HIGH Voltage Output Voltage Swing Differential Output Voltage Swing Output Source Impedance Condition RL = 50 to VCCO See Figure 3a See Figure 3b Min VCCO-0.020 300 600 45 Typ VCCO-0.010 390 780 50 Max VCCO 475 950 55 Units V mV mV
LVTTL/CMOS DC Electrical Characteristics(5)
VCC = 2.5V 5%. TA = -40C to +85C, unless otherwise stated.
Symbol VIH VIL IIH IIL
Note: 5. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.
Parameter Input HIGH Voltage Input LOW Voltage Input HIGH Current Input LOW Current
Condition
Min 2.0 -125 -300
Typ
Max VCC 0.8 30
Units V V A A
September 2008
5
M9999-093008-A hbwhelp@micrel.com or (408) 955-1690
Micrel, Inc.
SY56034AR
AC Electrical Characteristics
VCCO = 1.14V to 1.26V, RL = 50 to VCCO, VCCO = 1.7V to 1.9V, 2.375V to 2.625V, RL = 50 to VCCO or 100 across the outputs. VCC = 2.375V to 2.625V. TA = -40C to +85C, unless otherwise stated.
Symbol fMAX tPD tSkew Parameter Maximum Frequency Propagation Delay Input-to-Input Skew Output-to-Output skew Output-to-Output skew Part-to-Part Skew tJitter Data Clock Random Jitter Deterministic Jitter Cycle-to-Cycle Jitter Total Jitter Crosstalk Induced Jitter (Adjacent Channel) tR, tF Output Rise/Fall Times (20% to 80%) Duty Cycle
Notes: 6. 7. 8. 9. Input-to-Input skew is the difference in time between both inputs, measured at the same output, for the same temperature, voltage and transition. Output-to-Output skew is the difference in time between both outputs, receiving data from the same input, for the same temperature, voltage and transition. Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature and no skew at the edges at the respective inputs. Random jitter is measured with a K28.7 pattern, measured at fMAX.
Condition NRZ Data VOUT > 200mV IN-to-Q SEL-to-Q Figure 1 Figure 1 Note 6 Note 7, All Outputs or Q0-Q3 Note 7, Q4-Q5 Note 8 Note 9 Note 10 Note 11 Note 12 Note 13 At full output swing. 4GHz Differential I/O <5GHz Differential I/O Clock
Min 6.4 5 150 100
Typ
Max
Units Gbps GHz
220 200 5 7 4
300 300 15 25 20 75 1 10 1 10 0.7
ps ps ps ps ps ps psRMS psPP psRMS psPP psPP
20 47 45
60
80 53 55
ps % %
10. Deterministic jitter is measured at 2.5Gbps with both K28.5 and 223-1 PRBS pattern. 11. Cycle-to-cycle jitter definition: the variation period between adjacent cycles over a random sample of adjacent cycle pairs. tJITTER_CC = Tn -Tn+1, where T is the time between rising edges of the output signal. 12. Total jitter definition: with an ideal clock input frequency of fMAX (device), no more than one output edge in 1012 output edges will deviate by more than the specified peak-to-peak jitter value. 13. Crosstalk-induced jitter is defined as the added jitter that results from signals applied to the adjacent channel. It is measured at the output while applying a similar, differential clock frequency to both inputs that is asynchronous with respect to each other.
September 2008
6
M9999-093008-A hbwhelp@micrel.com or (408) 955-1690
Micrel, Inc.
SY56034AR
Interface Applications
For Input Interface Applications, see Figures 4a through 4f. For CML Output Termination, see Figures 5a through Figure 5d. CML Output Termination with VCCO 1.2V For VCCO of 1.2V, Figure 5a, terminate the output with 50-to-1.2V, DC coupled, not 100 differentially across the outputs. If AC-coupling is used, Figure 5d, terminate into 50to-1.2V before the coupling capacitor and then connect to a high value resistor to a reference voltage. Do not AC couple with internally terminated receiver. For example, 50 ANY-IN input. AC-coupling will offset the output voltage by 200mV and this offset voltage will be too low for proper driver operation. Any unused output pair needs to be terminated when VCCO is 1.2V, do not leave floating. CML Output Termination with VCCO 1.8V, 2.5V For VCCO of 1.8V or 2.5V, Figure 5a and Figure 5b, terminate with either 50-to-1.8V or 100 differentially across the outputs. AC- or DC-coupling is fine. See Figure 5c for AC-coupling. Input AC-Coupling The SY56034AR input can accept AC-coupling from any driver. Bypass VT with a 0.1F low ESR capacitor to VCC as shown in Figures 4c and 4d. VT has an internal high impedance resistor divider as shown in Figure 2a, to provide a bias voltage for AC-coupling.
Timing Diagrams
Figure 1. Propagation Delay
September 2008
7
M9999-093008-A hbwhelp@micrel.com or (408) 955-1690
Micrel, Inc.
SY56034AR
Typical Characteristics
VCC = 2.5V, VCCO =1.2V, GND = 0V, VIN = 100mV, RL = 50 to 1.2V, TA = 25C, unless otherwise stated.
September 2008
8
M9999-093008-A hbwhelp@micrel.com or (408) 955-1690
Micrel, Inc.
SY56034AR
Functional Characteristics
VCC = 2.5V, VCCO =1.2V, GND = 0V, VIN = 400mV, RL = 50 to 1.2V, TA = 25C, unless otherwise stated.
September 2008
9
M9999-093008-A hbwhelp@micrel.com or (408) 955-1690
Micrel, Inc.
SY56034AR
Input and Output Stage
Figure 2a. Simplified Differential Input Buffer
Figure 2b. Simplified CML Output Buffer
Single-Ended and Differential Swings
Figure 3a. Single-Ended Swing
Figure 3b. Differential Swing
September 2008
10
M9999-093008-A hbwhelp@micrel.com or (408) 955-1690
Micrel, Inc.
SY56034AR
Input Interface Applications
Figure 4a. CML Interface (DC-Coupled, 1.8V, 2.5V) Option: VT may be connected to VCC
Figure 4b. CML Interface (DC-Coupled, 1.2V)
Figure 4c. CML Interface (AC-Coupled)
Figure 4d. LVPECL Interface (AC-Coupled)
Figure 4e. LVPECL Interface (DC-Coupled)
Figure 4f. LVDS Interface
September 2008
11
M9999-093008-A hbwhelp@micrel.com or (408) 955-1690
Micrel, Inc.
SY56034AR
CML Output Termination
Figure 5a. 1.2V 1.8V or 2.5V CML DC-Coupled Termination
Figure 5b. 1.8V or 2.5V CML DC-Coupled Termination
Figure 5c. CML AC-Coupled Termination (VCCO 1.8V or 2.5V only)
Figure 5d. CML AC-Coupled Termination (VCCO 1.2V only)
Related Product and Support Documents
Part Number HBW Solutions Function New Products and Termination Application Notes Datasheet Link http://www.micrel.com/page.do?page=/productinfo/as/HBWsolutions.shtml
September 2008
12
M9999-093008-A hbwhelp@micrel.com or (408) 955-1690
Micrel, Inc.
SY56034AR
Package Information
32-Pin MLF (5mm x5mm) (MLF-32)
(R)
MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA
TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com
The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer. Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale. (c) 2008 Micrel, Incorporated.
September 2008
13
M9999-093008-A hbwhelp@micrel.com or (408) 955-1690


▲Up To Search▲   

 
Price & Availability of SY56034AR

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X